Refine Search

Search Results -

Term	Documents
MULTI	840023
MULTIS	; 40
THREAD\$4	0
THREAD	211031
THREADA	2
THREADABIY	3
THREADABLE	7272
THREADABLV	1
THREADABLY	63893
THREADABY	13
THREADAD .	1
(L14 AND (THREAD\$4 OR MULTI NEAR2 THREAD\$3)).PGPB,USPT.	0

There are more results than shown above. Click here to view the entire set.

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database

Database:

US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins

Search:

L15









Search History

DATE: Tuesday, May 08, 2007 Purge Queries Printable Copy Create Case

Set Name Query side by side Hit Count Name result set



Home | Login | Logout | Access Information | Alt

Welcome United States Patent and Trademark Office

	RELEASE 2.3		.,						
Search Resul	its			BROWSE	SEARCH	IEEE XPLORE GUIDE			
Your search n	((delay*, defer*, deter*, wait, post natched 8 of 446532 documents. If 100 results are displayed, 25 to a						⊠ e-mail		
» Search Opti	ons								
View Session	History	Modify	Sea	rch					
New Search		(((delay	(((delay*, defer*, deter*, wait, postpon*) <near 15=""> branch* <near 15=""> (clock*, cycle Search ></near></near>						
		∏ c	heck	to search only within this resu	ults set				
» Key		Display	, Fo	mat:	C Citation & Abstra	act			
IEEE JNL	IEEE Journal or Magazine								
IET JNL	IET Journal or Magazine	↓ viev	v se	lected items Select	All Deselect All				
IEEE CNF	IEEE Conference Proceeding								
IET CNF	IET Conference Proceeding	· [1.	Compaction with general sy Allan, V.H.; Mueller, R.A.;	nchronous timing				
IEEE STD	IEEE Standard			Software Engineering, IEEE]					
				Volume 14, Issue 5, May 19 Digital Object Identifier 10.110	=				
				AbstractPlus Full Text: PDE Rights and Permissions	(452 KB) IEEE JNL				
		Γ	2.	Incorporating interconnect, Soyata, T.; Friedman, E.G.; M Computer-Aided Design of Int Volume 16, Issue 1, Jan. 19 Digital Object Identifier 10.11	Mulligan, J.H., Jr.; tegrated Circuits and Sy 97 Page(s):105 - 120		iming process		
				AbstractPlus References F Rights and Permissions	ull Text: <u>PDF</u> (508 KB)	IEEE JNL			
		П	3.	· · · · · · · · · · · · · · · · · · ·	i sm do, S.; Takahashi, H.; A , A.; Kimura, Y.; Nakaya <u>urnal.of</u> 999 Page(s):1619 - 162	sada, Y.; Anbutsu, H.; Sato, T ıma, H.; Kimoto, M.; Hirochi, K	.; Sakate, M.; S		
				AbstractPlus References F Rights and Permissions	ull Text: <u>PDF(</u> 1000 KB)	IEEE JNL			
			4.	A fully programmable samp Vallancourt, D.; Tsividis, Y.P. Solid-State Circuits, IEEE Jou Volume 22, Issue 6, Dec 19	; urnal of		coefficients d		
	•			AbstractPlus Full Text: PDF Rights and Permissions	(1528 KB) IEEE JNL				
		<u> </u>	5.	Design methodology for sy Neves, J.L.; Friedman, E.G.; <u>Very Large Scale Integration</u> . Volume 4, Issue 2, June 199	(VLSI) Systems, IEEE 1		nonzero localiz		

DB=	=PGPB,USPT; PLUR=YES; OP=OR		
<u>L15</u>	L14 and (thread\$4 or multi near2 thread\$3)	0	<u>L15</u>
<u>L14</u>	L13 and unconditional	1	<u>L14</u>
<u>L13</u>	L12 and (compil\$5 or assembl\$5)	1	<u>L13</u>
<u>L12</u>	L7 and pipelin\$6	1	<u>L12</u>
<u>L11</u>	L9 and l4	5	<u>L11</u>
<u>L10</u>	L9 and 11	8	<u>L10</u>
<u>L9</u>	(713/401,601)[CCLS]	976	<u>L9</u>
DB=	=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L8</u>	(COUNT\$3 OR NUMBER) NEAR5 (instruction\$1 OR MICROINSTRUCTION\$1) near15 (convert\$5 or translat\$6 or conversion\$1 or calculat\$4) near15 (delay\$5 or wait\$5)	53	<u>L8</u>
<u>L7</u>	5517628.pn.	2	<u>L7</u>
<u>L6</u>	L5 not 13	32	<u>L6</u>
<u>L5</u>	(detect\$5 or determin\$6 or check\$4 count\$5) near6 NUMBER NEAR5 (instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5)	66	<u>L5</u>
<u>L4</u>	NUMBER NEAR5 (instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5)	443	<u>L4</u>
<u>L3</u>	NUMBER NEAR5 (instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5) near15 count\$3	49	<u>L3</u>
<u>L2</u>	(instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5) near12 number near15 count\$3	80	<u>L2</u>
<u>L1</u>	(instruction\$1) near15 (cycle\$1 or clock\$1) near15 (delay\$5 or wait\$5)	616	<u>L1</u>

END OF SEARCH HISTORY



Digital Object Identifier 10.1109/92.502201

AbstractPlus | References | Full Text: PDF(724 KB) | IEEE JNL Rights and Permissions

6. On the complexity of designing optimal branch-and-combine clock networks

El-Amawy, A.; Kulasinghe, P.;

Computers, IEEE Transactions on

Volume 47, Issue 2, Feb. 1998 Page(s):264 - 269

Digital Object Identifier 10.1109/12.664212

AbstractPlus | References | Full Text: PDF(188 KB) | IEEE JNL

Rights and Permissions

7. A novel image rejection architecture for quadrature radio receivers

Valkama, M.; Renfors, M.;

Circuits and Systems II; Express Briefs, IEEE Transactions on [see also Circuits and Systems II; A)

Signal Processing, IEEE Transactions on)

Volume 51, Issue 2, Feb 2004 Page(s):61 - 68

Digital Object Identifier 10.1109/TCSII.2003.822423

AbstractPlus | Full Text: PDE(312 KB) | IEEE JNL

Rights and Permissions

8. Retiming edge-triggered circuits under general delay models

Lalgudi, K.N.; Papaefthymiou, M.C.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

Volume 16, Issue 12, Dec. 1997 Page(s):1393 - 1408

Digital Object Identifier 10.1109/43.664222

AbstractPlus | References | Full Text: PDF(588 KB) | IEEE JNL

Rights and Permissions

Help Contact Us

s Privac

© Copyright 2006 IE

Indexed by